

- So, from the above discussion it is clear that how interfacing of peripheral devices is performed with the processor.

the control word format of the 8255: imp




Fig: control word with group definition.

~~Imp~~

control word bits								Control Word	Port A	Port Cupper	Port B	Port Lower
D7	D6	D5	D4	D3	D2	D1	D0					
1	0	0	0	0	0	0	0	80 H	Output	Output	Output	Output
1	0	0	0	0	0	0	1	81 H	Output	Output	Output	Input
1	0	0	0	0	0	1	0	82 H	Output	Output	Input	Output
1	0	0	0	0	0	1	1	83 H	Output	Output	Input	Input
1	0	0	0	1	0	0	0	88 H	Output	Input	Output	Output
1	0	0	0	1	0	0	1	89 H	Output	Input	Output	Input
1	0	0	0	1	0	1	0	8A H	Output	Input	Input	Output
1	0	0	0	1	0	1	1	8B H	Output	Input	Input	Input
1	0	0	1	0	0	0	0	90 H	Input	Output	Output	Output
1	0	0	1	0	0	0	1	91 H	Input	Output	Output	Input
1	0	0	1	0	0	1	0	92 H	Input	Output	Input	Output
1	0	0	1	0	0	1	1	93 H	Input	Output	Input	Input
1	0	0	1	1	0	0	0	98 H	Input	Input	Output	Output
1	0	0	1	1	0	0	1	99 H	Input	Input	Output	Input
1	0	0	1	1	0	1	0	9A H	Input	Input	Input	Output
1	0	0	1	1	0	1	1	9B H	Input	Input	Input	Input

↙
I/O
mode

┌
port A
mode 0

└
port B
mode 0

Q.11

Obtain the control word when the ports of 8255A are to be used in mode 0 with port A as output and port B as input port as output port.

Soln:

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
1	0	0	0	0	0	1	0	= 82H
			A ← Upper		B ← Lower			

40 pin configuration of 8255 PPI

PA ₃	1	40	PA ₄
PA ₂	2	39	PA ₅
PA ₁	3	38	PA ₆
PA ₀	4	37	PA ₇
$\overline{RD}$	5	36	$\overline{WR}$
$\overline{CS}$	6	35	Reset
$\overline{AEN}$	7	34	D ₀
A ₁	8	33	D ₁
A ₀	9	32	D ₂
PC ₇	10	31	D ₃
PC ₆	11	30	D ₄
PC ₅	12	29	D ₅
PC ₄	13	28	D ₆
PC ₃	14	27	D ₇
PC ₂	15	26	V _{cc}
PC ₁	16	25	PB ₇
PB ₀	17	24	PB ₆
PB ₁	18	23	PB ₅
PB ₂	19	22	PB ₄
	20	21	PB ₃

As we see pin numbers 27 to 34 is allocated to data bus. These are tri-state data bus lines of bidirectional nature that connects 8255 with the processor. These are used to allow flow of data and control of status word between the 8255 and the processor.

